

DTMF/Modem/musical-tone generators**PCD3311C; PCD3312C****GENERAL DESCRIPTION**

The PCD3311C and PCD3312C are single-chip silicon gate CMOS integrated circuits. They are intended to provide dual-tone multi-frequency (DTMF) combinations required for tone dialling systems in telephone sets which contain a microcontroller for the control functions.

The various audio output frequencies are generated from an on-chip 3,58 MHz quartz crystal-controlled oscillator.

The devices can interface directly to all standard microcontrollers by accepting a binary-coded parallel input or serial data input (I^2C -bus).

With their on-chip voltage reference the PCD3311C and PCD3312C provide constant output amplitudes which are independent of the operating supply voltage and ambient temperature.

An on-chip filtering system assures a very low total harmonic distortion in accordance with the CEPT T/CS46-03 (= former CS203) recommendations.

In addition to the standard DTMF frequencies the devices provide 12 MODEM frequencies (300 to 1200 bits per second) used in simplex MODEM applications and two octaves of musical scale in steps of semitones.

Features

- Stabilized output voltage level
- Low output distortion with on-chip filtering (CEPT CS 203 compatible)
- Latched inputs for data bus applications
- I^2C -bus compatible
- Mode select input (selection of parallel or serial data input)
- MODEM and melody tone generators

QUICK REFERENCE DATA

parameter	symbol	min.	typ.	max.	unit
Operating supply voltage	V_{DD}	2,5	—	6,0	V
Operating supply current	I_{DD}	—	—	0,9	mA
Static standby current	I_{DDO}	—	—	3	μA
DTMF output voltage level (RMS values)					
HIGH group	$V_{HG(rms)}$	158	192	205	mV
LOW group	$V_{LG(rms)}$	125	150	160	mV
Pre-emphasis of group	ΔV_G	1,85	2,10	2,35	dB
Total harmonic distortion	THD	—	—25	—	dB
Operating ambient temperature range	T_{amb}	—25	—	+ 70	$^{\circ}C$

PACKAGE OUTLINES

PCD3311CP: 14-lead DIL; plastic (SOT27).

PCD3311CT: 16-lead mini-pack; plastic (SO16L; SOT162A).

PCD3312CP: 8-lead DIL; plastic (SOT97).

PCD3312CT: 8-lead mini-pack; plastic (SO8L; SOT176C).

7110826 0083265 605

May 1990

352

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C




Fig. 1 Block diagram; the pin numbers in parenthesis refer to the PCD3312C.

PINNING




Fig. 2 Pinning diagram for the PCD3311CP.

1	OSCI	oscillator input
2	OSCO	oscillator output
3	MODE	mode select input; used for the selection between serial mode (MODE = LOW) and parallel mode (MODE = HIGH)
4	D ₅	parallel data input*
5	STROBE	strobe input; used for the loading of data in the parallel mode
6	TONE	frequency output for single or dual tones
7	A ₀	slave address input in the serial mode; must be connected to V _{DD} or V _{SS}
8	D ₀ /SCL	parallel data input* or serial clock line (I ² C-bus)
9	D ₁ /SDA	parallel data input* or serial data line (I ² C-bus)
10	D ₂	} parallel data inputs*
11	D ₃	
12	D ₄	
13	V _{SS}	negative supply
14	V _{DD}	positive supply

* MODE = HIGH.

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C




Fig. 3 Pinning diagram for the PCD3311CT.

PINNING

1	OSCI	oscillator input
2	OSCO	oscillator output
3	MODE	mode select input; used for the selection between serial mode (MODE = LOW) and parallel mode (MODE = HIGH)
4	D ₅	parallel data input*
6	STROBE	strobe input; used for the loading of data in the parallel mode
7	TONE	frequency output for single or dual tones
8	A ₀	slave address input in the serial mode; must be connected to V _{DD} or V _{SS}
9	D ₀ /SCL	parallel data input* or serial clock line (I ² C-bus)
10	D ₁ /SDA	parallel data input* or serial data line (I ² C-bus)
11	D ₂	parallel data inputs*
12	D ₃	
14	D ₄	
15	V _{SS}	negative supply
16	V _{DD}	positive supply
5; 13	n.c.	not connected

* MODE = HIGH.




Fig. 4 Pinning diagram for the PCD3312C.

PINNING

1	V _{SS}	negative supply
2	V _{DD}	positive supply
3	OSCI	oscillator input
4	OSCO	oscillator output
5	TONE	frequency output for single or dual tones
6	A ₀	slave address input in the serial mode; must be connected to V _{DD} or V _{SS}
7	SCL	serial clock line (I ² C bus)
8	SDA	serial data line (I ² C bus)

FUNCTIONAL DESCRIPTION

Clock/oscillator (OSCI and OSCO)

The timebase for the PCD3311C and PCD3312C is a crystal-controlled oscillator with a 3,58 MHz quartz crystal connected between OSCI and OSCO. Alternatively, the OSCI input can be driven from an external clock.

Mode select (MODE)

This input selects the data input mode. When connected to V_{DD}, data can be received in the parallel mode (only for the PCD3311C), or, when connected to V_{SS} or left open, data can be received via the serial I²C-bus (for both PCD3311C and PCD3312C).

Parallel mode can only be obtained for the PCD3311 by setting MODE input HIGH.

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C

FUNCTIONAL DESCRIPTION (continued)

Data inputs (D₀, D₁, D₂, D₃, D₄ and D₅)

Inputs D₀ and D₁ have no internal pull-down or pull-up resistors and must not be left open in any application. Inputs D₂ to D₅ have internal pull-down. D₅ and D₄ are used to select between DTMF dual, DTMF single, MODEM and melody tones (see Table 1). D₃ to D₀ select the combination of the tones for DTMF or single-tone itself.

Table 1 D₅ and D₄ in accordance with the selected application

D ₅	D ₄	application
0	0	DTMF single tones; standby; melody tones
0	1	DTMF dual tones (all 16 combinations)
1	0	MODEM tones; standby; melody tones
1	1	melody tones

1 = H = HIGH voltage level
0 = L = LOW voltage level

Note: Tables 2, 3, 4 and 5 show all input codes and their corresponding output frequencies.

Strobe input (STROBE, only for the PCD3311C)

This input (with internal pull-down) allows the loading of parallel data into D₀ to D₅ when MODE is HIGH.

The data inputs must be stable preceeding the positive-going edge of the strobe pulse (active HIGH). Input data are loaded at the negative-going edge of the strobe pulse and then the corresponding tone (or standby mode) is provided at the TONE output. The output remains unchanged until the negative-going edge of the next STROBE pulse (for new data) is received.

Serial mode can only be obtained for the PCD3311C by setting MODE input LOW.




Fig. 5 Timing diagram showing control possibilities of the oscillator and the TONE output (e.g. 770 Hz + 1477 Hz) in the parallel mode (MODE = HIGH).

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C

Serial clock and data inputs (SCL and SDA)

SCL and SDA are combined with D₀ and D₁ respectively. For the PCD3311C the selection of SCL and SDA is controlled by the MODE input. SCL and SDA are serial clock and data lines according to the I²C-bus specification (see "CHARACTERISTICS OF THE I²C-BUS"). Both inputs must be pulled-up externally to V_{DD}.

Address input (A₀)

A₀ is the slave address input and it identifies the device when up to two PCD3311C or PCD3312C devices are connected to the same I²C bus. In any case A₀ must be connected to V_{DD} or V_{SS}.

I²C bus data configuration (see Fig. 6)

The PCD3311C and PCD3312C are always slave receivers in the I²C-bus configuration (R/ $\overline{W}$ bit = 0).

The slave address consists of 7 bits in the serial mode for the PCD3311C as well as for the PCD3312C, where the least significant bit is selectable by hardware on input A₀ and the other more significant bits are internally fixed. In the serial mode the same input codes are used as in the parallel mode (see Tables 2, 3, 4, and 5). D₆ and D₇ are don't care (X) bits.




Fig. 6 I²C-bus data format.

Tone output (TONE)

The single and the dual tones which are provided at the TONE output are filtered by an on-chip switched-capacitor filter, followed by an active RC low-pass filter. Therefore, the total harmonic distortion of the DTMF tones fulfils the CEPT CS46-03 recommendations. An on-chip reference voltage provides output-tone levels independent of the supply voltage. Table 3 shows the frequency tolerance of the output tones for DTMF signalling; Tables 4 and 5 for the modem and melody tones.

Power-on reset

In order to avoid undefined states of the devices when the power is switched ON, an internal reset circuit sets them to the standby mode (oscillator OFF).

Table 2 Input data for control (no output tone; TONE in 3-state)

D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	HEX	oscillator
X	0	0	0	0	0	00/20	ON
X	0	0	0	0	1	01/21	OFF
X	0	0	0	1	0	02/22	OFF
X	0	0	0	1	1	03/23	OFF

1 = H = HIGH voltage level

0 = L = LOW voltage level

X = don't care

7110826 0083269 250

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C

FUNCTIONAL DESCRIPTION (continued)

Table 3 Input data for DTMF

D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	HEX	symbol	standard frequency Hz	tone output freq. Hz**	frequency deviation	
										%	Hz
0	0	1	0	0	0	08		697	697,90	+ 0,13	+ 0,90
0	0	1	0	0	1	09		770	770,46	+ 0,06	+ 0,46
0	0	1	0	1	0	0A		852	850,45	-0,18	-1,55
0	0	1	0	1	1	0B		941	943,23	+ 0,24	+ 2,23
0	0	1	1	0	0	0C		1209	1206,45	-0,21	-2,55
0	0	1	1	0	1	0D		1336	1341,66	+ 0,42	+ 5,66
0	0	1	1	1	0	0E		1477	1482,21	+ 0,35	+ 5,21
0	0	1	1	1	1	0F		1633	1638,24	+ 0,32	+ 5,24
0	1	0	0	0	0	10	0	941+1336			
0	1	0	0	0	1	11	1	697+1209			
0	1	0	0	1	0	12	2	697+1336			
0	1	0	0	1	1	13	3	697+1477			
0	1	0	1	0	0	14	4	770+1209			
0	1	0	1	0	1	15	5	770+1336			
0	1	0	1	1	0	16	6	770+1477			
0	1	0	1	1	1	17	7	852+1209			
0	1	1	0	0	0	18	8	852+1336			
0	1	1	0	0	1	19	9	852+1477			
0	1	1	0	1	0	1A	A	697+1633			
0	1	1	0	1	1	1B	B	770+1633			
0	1	1	1	0	0	1C	C	852+1633			
0	1	1	1	0	1	1D	D	941+1633			
0	1	1	1	1	0	1E	*	941+1209			
0	1	1	1	1	1	1F	#	941+1477			

Table 4 Input data for MODEM frequencies

D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	HEX	standard frequency Hz	tone output freq. Hz**	frequency deviation		remarks
									%	Hz	
1	0	0	1	0	0	24	1300	1296,94	-0,24	-3,06	V.23
1	0	0	1	0	1	25	2100	2103,14	+ 0,15	+ 3,14	
1	0	0	1	1	0	26	1200	1197,17	-0,24	-2,83	
1	0	0	1	1	1	27	2200	2192,01	-0,36	-7,99	Bell 202
1	0	1	0	0	0	28	980	978,82	-0,12	-1,18	
1	0	1	0	0	1	29	1180	1179,03	-0,08	-0,97	V.21
1	0	1	0	1	0	2A	1070	1073,33	+ 0,31	+ 3,33	
1	0	1	0	1	1	2B	1270	1265,30	-0,37	-4,70	Bell 103
1	0	1	1	0	0	2C	1650	1655,66	+ 0,34	+ 5,66	
1	0	1	1	0	1	2D	1850	1852,77	+ 0,15	+ 2,77	V.21
1	0	1	1	1	0	2E	2025	2021,20	-0,19	-3,80	
1	0	1	1	1	1	2F	2225	2223,32	-0,08	-1,68	Bell 103

** Tone output frequency when using a 3,579 545 MHz crystal.

1 = H = HIGH voltage level

0 = L = LOW voltage level

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C

Table 5 Input data for melody tones

D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	HEX	note	standard frequency Hz*	tone output frequency Hz**
1	1	0	0	0	0	30	D#5	622,3	622,5
1	1	0	0	0	1	31	E5	659,3	659,5
1	1	0	0	1	0	32	F5	698,5	697,9
1	1	0	0	1	1	33	F#5	740,0	741,1
1	1	0	1	0	0	34	G5	784,0	782,1
1	1	0	1	0	1	35	G#5	830,6	832,3
1	1	0	1	1	0	36	A5	880,0	879,3
1	1	0	1	1	1	37	A#5	932,3	931,9
1	1	1	0	0	0	38	B5	987,8	985,0
1	1	1	0	0	1	39	C6	1046,5	1044,5
1	1	1	0	1	0	3A	C#6	1108,7	1111,7
1	0	1	0	0	1	29	D6	1174,7	1179,0
1	1	1	0	1	1	3B	D#6	1244,5	1245,1
1	1	1	1	0	0	3C	E6	1318,5	1318,9
1	1	1	1	0	1	3D	F6	1396,9	1402,1
0	0	1	1	1	0	0E	F#6	1480,0	1482,2
1	1	1	1	1	0	3E	G6	1568,0	1572,0
1	0	1	1	0	0	2C	G#6	1661,2	1655,7
1	1	1	1	1	1	3F	A6	1760,0	1768,5
0	0	0	1	0	0	04	A#6	1864,7	1875,1
0	0	0	1	0	1	05	B6	1975,5	1970,0
1	0	0	1	0	1	25	C7	2093,0	2103,1
1	0	1	1	1	1	2F	C#7	2217,5	2223,3
0	0	0	1	1	0	06	D7	2349,3	2358,1
0	0	0	1	1	1	07	D#7	2489,0	2470,4

* Standard scale based on A4 = 440 Hz.

** Tone output frequency when using a 3,579 545 MHz crystal.

1 = H = HIGH voltage level

0 = L = LOW voltage level

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C

CHARACTERISTICS OF THE I²C-BUS

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals.




Fig. 7 Bit transfer.

Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P).




Fig. 8 Definition of start and stop conditions.

System configuration

A device generating a message is a "transmitter", a device receiving a message is the "receiver". The device that controls the message is the "master" and the devices which are controlled by the master are the "slaves".

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C





Fig. 9 System configuration.

Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge related clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by *not* generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.

Fig. 10 Acknowledgement on the I²C-bus.

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C

CHARACTERISTICS OF THE I²C-BUS (continued)

Timing specifications

Within the I²C-bus specifications a high-speed mode and a low-speed mode are defined. The ICs operate in both modes and the timing requirements are as follows:

High-speed mode

Masters generate a bus clock with a maximum frequency of 100 kHz. Detailed timing is shown in Fig. 11.




Fig. 11 Timing of the high-speed mode.

Where:

t_{BUF}	$t \geq t_{LOWmin}$	The minimum time the bus must be free before a new transmission can start
$t_{HD; STA}$	$t \geq t_{HIGHmin}$	Start condition hold time
t_{LOWmin}	4,7 μs	Clock LOW period
$t_{HIGHmin}$	4 μs	Clock HIGH period
$t_{SU; STA}$	$t \geq t_{LOWmin}$	Start condition set-up time, only valid for repeated start code
$t_{HD; DAT}$	$t \geq 0 \mu s$	Data hold time
$t_{SU; DAT}$	$t \geq 250 ns$	Data set-up time
t_r	$t \leq 1 \mu s$	Rise time of both the SDA and SCL line
t_f	$t \leq 300 ns$	Fall time of both the SDA and SCL line
$t_{SU; STO}$	$t \geq t_{LOWmin}$	Stop condition set-up time

Note

All the timing values refer to V_{IH} and V_{IL} levels with a voltage swing of V_{SS} to V_{DD} .

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C




Fig. 12 Complete data transfer in the high-speed mode.

Where:

Clock t_{LOWmin} 4,7 μs t_{HIGHmin} 4 μs

The dashed line is the acknowledgement of the receiver

Mark-to-space ratio 1 : 1 (LOW-to-HIGH)

Max. number of bytes unrestricted

Premature termination of transfer allowed by generation of STOP condition

Acknowledge clock bit must be provided by the master

Low-speed mode

Masters generate a bus clock with a maximum frequency of 2 kHz; a minimum LOW period of 105 μs and a minimum HIGH period of 365 μs . The mark-to-space ratio is 1 : 3 LOW-to-HIGH. Detailed timing is shown in Fig. 13.




Fig. 13 Timing of the low-speed mode.

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C

Timing specifications (continued)

Where:

t _{BUF}	t ≥ 105 μs (t _{LOWmin})
t _{HD; STA}	t ≥ 365 μs (t _{HIGHmin})
t _{LOW}	130 μs ± 25 μs
t _{HIGH}	390 μs ± 25 μs
t _{SU; STA}	130 μs ± 25 μs *
t _{HD; DAT}	t ≥ 0 μs
t _{SU; DAT}	t ≥ 250 ns
t _R	t ≤ 1 μs
t _F	t ≤ 300 ns
t _{SU; STO}	130 μs ± 25 μs

Note

All the timing values refer to V_{IH} and V_{IL} levels with a voltage swing of V_{SS} to V_{DD}. For definitions see high-speed mode.




Fig. 14 Complete data transfer in the low-speed mode.

Where:

Clock t _{LOWmin}	130 μs ± 25 μs
t _{HIGHmin}	390 μs ± 25 μs
Mark-to-space ratio	1 : 3 (LOW-to-HIGH)
Start byte	0000 0001
Max. number of bytes	6
Premature termination of transfer	not allowed
Acknowledge clock bit	must be provided by master

* Only valid for repeated start code.

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage range	V_{DD}	-0,8	+ 8,0	V
Input voltage range (any input)	V_I	-0,8	$V_{DD}+0,8$	V
DC input current (any input)	$\pm I_I$	—	10	mA
DC output current (any output)	$\pm I_O$	—	10	mA
Supply current	$\pm I_{DD}; \pm I_{SS}$	—	50	mA
Power dissipation per output	P_O	—	50	mW
Total power dissipation per package	P_{tot}	—	300	mW
Operating ambient temperature range	T_{amb}	-25	+ 70	°C
Storage temperature range	T_{stg}	-65	+ 150	°C

CHARACTERISTICS

$V_{DD} = 2,5$ to 6 V; $V_{SS} = 0$ V; crystal parameters: $f_{osc} = 3,579\,545$ MHz, $R_{Smax} = 50\,\Omega$;
 $T_{amb} = -25$ to $+70$ °C; unless otherwise specified

parameter	symbol	min.	typ.	max.	unit
Operating supply voltage	V_{DD}	2,5	—	6,0	V
Operating supply current (note 1) oscillator ON; $V_{DD} = 3$ V					
no output tone	I_{DD}	—	50	100	μ A
single output tone	I_{DD}	—	0,5	0,8	mA
dual output tone	I_{DD}	—	0,6	0,9	mA
Static standby current oscillator OFF; note 1	I_{DDO}	—	—	3	μ A
Inputs/outputs (SDA)					
D_0 to D_5 ; MODE; STROBE					
Input voltage LOW	V_{IL}	0	—	$0,3 \times V_{DD}$	V
Input voltage HIGH	V_{IH}	$0,7 \times V_{DD}$	—	V_{DD}	V
D_2 to D_5 ; MODE; STROBE; A_0					
Pull-down input current $V_I = V_{DD}$	$-I_{IL}$	30	150	300	nA
SCL (D_0); SDA (D_1)					
Output current LOW (SDA) $V_{OL} = 0,4$ V	I_{OL}	3	—	—	mA
Clock frequency (see Fig. 11)	f_{SCL}	—	—	100	kHz
Input capacitance; $V_I = V_{SS}$	C_I	—	—	7	pF
Allowable input spike pulse width	t_I	—	—	100	ns

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C

CHARACTERISTICS (continued)

parameter	symbol	min.	typ.	max.	unit
TONE output (see Fig. 15)					
DTMF output voltage levels (r.m.s. values)					
HIGH group	$V_{HG(rms)}$	158	192	205	mV
LOW group	$V_{LG(rms)}$	125	150	160	mV
DC voltage level	V_{DC}	—	$\frac{1}{2} V_{DD}$	—	V
Pre-emphasis of group	ΔV_G	1,85	2,10	2,35	dB
Total harmonic distortion $T_{amb} = 25\text{ }^{\circ}\text{C}$					
dual tone; note 2	THD	—	—25	—	dB
modem tone; note 3	THD	—	—29	—	dB
Output impedance	$ Z_O $	—	0,1	0,5	k Ω
OSCI input					
Maximum allowable amplitude at OSCI	$V_{OSC(p-p)}$	—	—	$V_{DD}-V_{SS}$	V
Timing ($V_{DD} = 3\text{ V}$)					
Oscillator start-up time	$t_{OSC(ON)}$	—	3	—	ms
TONE start-up time; note 4	$t_{TONE(ON)}$	—	0,5	—	ms
STROBE pulse width; note 5	t_{STR}	400	—	—	ns
Data set-up time; note 5	t_{DS}	150	—	—	ns
Data hold time; note 5	t_{DH}	100	—	—	ns

Notes to the characteristics

1. Crystal is connected between OSCI and OSCO; D_0/SCL and D_1/SDA via a resistance of 5,6 k Ω to V_{DD} ; all other pins left open.
2. Related to the level of the LOW group frequency component (CEPT CS46-03).
3. Related to the level of the fundamental frequency.
4. Oscillator must be running.
5. Values are referenced to the 10% and 90% levels of the relevant pulse amplitudes, with a total voltage swing from V_{SS} to V_{DD} .

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C




Fig. 15 TONE output test circuit.




Fig. 16 Standby supply current as a function of supply voltage; oscillator OFF.




Fig. 17 Operating supply current as a function of supply voltage; oscillator ON; no output at TONE.





Fig. 18 Operating supply current as a function of supply voltage; oscillator ON; dual tone at TONE.

Fig. 19 Pull-down input current as a function of input voltage; $V_{DD} = 3\text{ V}$.

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C




Fig. 20 DTMF output voltage levels as a function of operating supply voltage; $R_L = 1 \text{ M}\Omega$.




Fig. 21 Dual tone output voltage level as a function of output load resistance.




Fig. 22 Typical frequency spectrum of a dual tone signal after flat-band amplification of 6 dB.

DTMF/Modem/musical-tone generators

PCD3311C; PCD3312C

APPLICATION INFORMATION




Fig. 23 PCD3311C driven by a microcontroller with parallel data bus.




Fig. 24 PCD3312C driven by telephony microcontroller PCD3343 with serial I/O (I²C-bus). The PCD3343 is a single-chip 8-bit microcontroller with 3K ROM/224 RAM bytes. The same application is possible with the PCD3311C with MODE = V_{SS} .