TYPES SN54170, SN54LS170, SN74170, SN74LS170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

MARCH 1974-REVISED DECEMBER 1983

- Separate Read/Write Addressing Permits Simultaneous Reading and Writing
- Fast Access Times . . . Typically 20 ns
- Organized as 4 Words of 4 Bits
- Expandable to 1024 Words of n-Bits
- For Use as: Scratch-Pad Memory Buffer Storage between Processors Bit Storage in Fast Multiplication Designs
- Open-Collector Outputs with Low Maximum Off-State Current: '170 . . . 30 μΑ 'LS170 . . . 20 μΑ
- SN54LS670 and SN74LS670 Are Similar But Have 3-State Outputs


description

The '170 and 'LS170 MSI 16-bit TTL register files incorporate the equivalent of 98 gates. The register file is organized as 4 words of 4 bits each and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits simultaneous writing into one location and reading from another word location.

SN54170, SN54LS170 ... J OR W PACKAGE SN74170 ... J OR N PACKAGE SN74LS170 ... D, J OR N PACKAGE

> (TOP VIEW) D2 Vcc J16□ D3 15 D1 D4 WA 14 🗌 R_{B} WB ∏4 13 🗌 RΔ 12 □ Gw Q4 11 🗆 GR Q3 П 10 🗆 Q1 GND 02

SN54LS170 ... FK PACKAGE SN74LS170 ... FN PACKAGE (TOP VIEW)



NC - No internal connection

Four data inputs are available which are used to supply the 4-bit word to be stored. Location of the word is determined by the write-address inputs A and B in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high-level signal is desired from the output, a high level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input, \overline{G}_W , is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the read-enable input, \overline{G}_R , is high, the data outputs are inhibited and remain high.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.


This arrangement—data-entry addressing separate from data-read addressing and individual sense line—eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (30 nanoseconds typical) and the read time (25 nanoseconds typical). The register file has a nondestructive readout in that data is not lost when addressed.


All '170 inputs and all inputs except the read enable and write enable of the 'LS170 are buffered to lower the drive requirements to one Series 54/74 or Series 54LS/74LS standard load, respectively. Input-clamping diodes minimize switching transients to simplify system design. High-speed, double-ended AND-OR-INVERT gates are employed for the read-address function and drive high-sink-current, open-collector outputs. Up to 256 of these outputs may be wire-AND connected for increasing the capacity up to 1024 words. Any number of these registers may be paralleled to provide n-bit word length.

The SN54170 and SN54LS170 are characterized for operation over the full military temperature range of -55°C to 125°C; the SN74170 and SN74LS170 are characterized for operation from 0°C to 70°C.

PRODUCTION DATA
This document contains information current as of publication date. Products conform to specifications per the terms of Taxas Instruments standard warranty. Production processing does







TEXAS INSTRUMENTS POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

3-667

logic diagram

logic

WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)

Q = D

 α_0

 a_0

 a_0

 a_0

3 Q₀ Q₀ Q₀ Q = D Q₀

READ FUNCTION TABLE (SEE NOTES A AND D)

RE	AD INPU	TS	OUTPUTS					
RB	RA	ĞR	01	Q2	G 3	Q4		
L	L	L	W0B1	W0B2	W0B3	W0B4		
L	н	L	W1B1	W1B2	W1B3	W1B4		
н	L	L	W2B1	W2B2	W2B3	W2B4		
н	н	L	W3B1	W3B2	W3B3	W3B4		
×	×	н	н	н	н	н		

NOTES: A. H = high level, L = low level, X = irrelevant.

WRITE INPUTS

WA

L

н

WB

х

- B. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.
- C. Q₀ = the level of Q before the indicated input conditions were established.

Q₀ Q = D

 a_0

 Q_0

 a_0

WORD

 \overline{a}_0

 σ^0

Q = D

 Q_0

D. WOB1 = The first bit of word 0, etc.

Ĝψ

L

L

L

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

7 V
5 V
7 V
5 V
7 V
s°C
)°C
°C

NOTES: 1. Voltage values are with respect to network ground terminal.

 An SN54170 in the W package operating at free-air temperatures above 105°C requires a heat sink that provides a thermal resistance from case to free-air, R_{BCA}, of not more than 38°C/W

3

TTL DEVICES



TYPES SN54170, SN74170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

			SN5417	0		SN7417	0	
		MIN	NOM	MAX	MIN	NOM	MAX	O.V.
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH				5.5			5.5	V
Low-level output current, IOL				16			16	mA
Width of write-enable or read-enable pulse, tw		25			25			ns
Setup times, high- or low-level data	Data input with respect to write enable, t _{SU} (D)	10			10			ns
(see Figure 2)	Write select with respect to write enable, t _{SU} (W)	15			15	4.75 5 5.25 \\ 5.5 \\ 16 \\ 25 \\ 10 \\ 15 \\ 15 \\ 15 \\ 15 \\ 15 \\ 15 \\ 15 \\ 15 \\ 15 \\ 15 \\ 16 \\ 17 \\ 18 \\ 18 \\ 18 \\ 19 \\ 19 \\ 19 \\ 19 \\ 19 \\ 19 \\ 10	ns	
Hold times, high- or low-level data	Data input with respect to write enable, th(D)	15			15			ns
(see Note 3 and Figure 2)	Write select with respect to write enable, th(W)	5			5			ns
Latch time for new data, t _{latch} (see Note 4)		25			25			ns
Operating free-air temperature range, TA (see Note 2)				125	0		70	°c

- NOTES: 2. An SN54170 in the W package operating at free-air temperatures above 105°C requires a heat sink that provides a thermal resistance from case to free-air, $R_{\theta CA}$, of not more than 38°C/W,
 - 3. Write select setup time will protect the data written into the previous address. If protection of data in the previous address is not required, t_{SU}(W) can be ignored as any address selection sustained for the final 30 ns of the write enable pulse and during th(W) will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.
 - Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2. This is important
 only when attempting to read from a location immediately after that location has received new data.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]	MIN	TYP‡	MAX	UNII
VIH	High level input voltage		2			V
	Low-level input voltage				0.8	V
	Input clamp voltage	V _{CC} = MIN, I _I = -12 mA			-1.5	٧
	High-level output current	$V_{CC} = MIN, V_{OH} = 5.5 V,$ $V_{IH} = 2 V, V_{IL} = 0.8 V$			30	μА
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, 1 _{OL} = 16 mA		0.2	0.4	V
4	Input current at maximum input voltage	V _{CC} = MAX, V ₁ = 5.5 V			1	mA
	High-level input current	V _{CC} = MAX, V ₁ = 2.4 V			40	μА
	Low-level input current	V _{CC} = MAX, V _I = 0.4 V			-1.6	mA
		V _{CC} = MAX, SN54170		127\$	140	
CC	Supply current	See Note 5 SN74170		127\$	150	⊢ mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[‡]All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Typical supply current shown is an average for 50% duty cycle.

NOTE 5: Maximum ICC is guaranteed for the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded, and all outputs are open.

switching characteristics, VCC = 5 V, TA = 25°C


PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	דומט
1PLH			C_L = 15 pF, R_L = 400 Ω , See Figures 1 and 2		10	15	ns
tPHL	Read enable	Any Q			20	30	
tPLH					23	35	
	Read Select	Any Q			30	40	ns
tPHL				+	25	40	+
^t PLH	Write enable	Any Q	C_L = 15 pF, R_L = 400 Ω , See Figures 1 and 3	-	34	45	ns
tPHL				-	20	30	
^t PLH	Data	Any Q		<u> </u>			ns
tPHL	50.5	1			30	45	<u> </u>

 $[\]P_{\text{tp}_{LH}}$ - propagation delay time, low-to-high-level output tpHL \equiv propagation delay time, high-to-low-level output


schematics of inputs and outputs

3

TTL DEVICES



'170





TYPES SN54LS170, SN74LS170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

		SI	N54LS1	70	SN74LS170			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNII
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	>
High-level output voltage, VOH				5.5			5.5	>
w-level output current, IOL				4			8	mA
Width of write-enable or read-enable pulse, tw		25			25			ns
Setup times, high- or low-level data	Data input with respect to write enable, t _{su(D)}	10			10			ns
(see Figure 2)	Write select with respect to write enable, t _{su} (W).	15	MIN NOM MAX MIN NOM 4.5 5 5.5 4.75 5 5 5.5 4 7 5 4 25 25 10 10 10			ns		
Hold times, high- or low-level data	Data input with respect to write enable, th(D)	15		-	15			ns
(see Note 3 and Figure 2)	Write select with respect to write enable, th(W)	5			5			ns
Latch time for new data, tlatch (see Note 4)	•	25			25			ns
Operating free-air temperature range, TA				125	0		70	°c

- NOTES: 3. Write-select setup time will protect the data written into the previous address. If protection of data in the previous address is not required, tau(W) can be ignored as any address selection sustained for the final 30 ns of the write-enable pulse and during th(W) will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.
 - 4. Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2. This is important only when attempting to read from a location immediately after that location has received new data.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS†		SN54LS170			SI				
	PARAMETER		TEST CON	DITIONS	MIN	TYP‡	MAX	MIN	MIN TYP\$ MAX		רואט
V _{tH} High-level input voltage				2			2			٧	
VIL	Low-level input voltage						0.7			0.8	٧
Vik	Input clamp voltage		VCC = MIN,	I _I = -18 mA			-1.5			-1.5	V
Ιοн	High-level output current		V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{OH} = 5.5 V, V _{IH} = 2 V			100			100	μΑ
		V _{CC} = MIN,	IOL = 4 mA		0.25	0.4		0.25	0.4		
VOL	Low-level output voltage		V _{IH} = 2 V, V _{IL} = V _{IL} max	I _{OL} = 8 mA					0.35	0.5	ľ
	Input current at	Any D, R, or W	V - MAY	V _i = 7 V			0,1			0.1	mA
l j	maximum input voitage	G _R or G _W	V _{CC} = MAX,				0,2			0.2	11117
		Any D, R, or W		0714			20			20	μA
ΉΗ	High-level input current	G _R or G _W	V _{CC} = MAX, V _I = 2.7 V				40			40	"^
		Any D, R, or W					-0.4			-0.4	
11L	Low-level input current	G _B or G _W	V _{CC} = MAX,	$V_{\parallel} = 0.4 \text{ V}$			0.8			-0.8	mA
Icc	Supply current		V _{CC} = MAX,	See Note 5		25	40		25	40	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



NOTE 5: ICC is measured under the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are ground, and all outputs are open.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNI
to				ł	20	30	ns
tPLH	Read enable	Any Q	C_L = 15 pF, R_L = 2 k Ω , See Figures 1 and 2		20	30	
tPHL		<u> </u>		—	25	40	
[†] PLH	Read select	Any Q			24	40	ns
[†] PHL							_
tPLH .		Any Q	C _L = 15 pF,		30	45	ns
†PHL	Write enable	Ally G	$G_L = 18 \text{pc}$, $R_L = 2 \text{k}\Omega$, See Figures 1 and 3	1	26	40	
				l l	30	45	
tPLH	Data	Any Q		-	22	35	ns
^t PHL							Ь.

 $[\]P_{\mbox{tp}\, LH} \equiv \mbox{propagation delay time, low to-high-level output }_{\mbox{tp}\, HL} \equiv \mbox{propagation delay time, high-to-low-level output}$

schematics of inputs and outputs

'LS170

EQUIVALENT OF EACH INPUT

VCC


Req

INPUT

Any D, R, or W: Req = 20 kΩ NOM


GR or GW: Req = 10 kΩ NOM

'LS170






PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT




VOLTAGE WAVEFORMS


FIGURE 2

- NOTES: A. High-level input pulses at the select and data inputs are illustrated in Figure 2; however, times associated with low-level pulses are measured from the same reference points.
 - B. When measuring delay times from a read-select input, the read-enable input is low. When measuring delay times from the read-enable input, both read-select inputs have been established at steady states.
 - C. In Figure 3, each select address is tested. Prior to the start of each of the above tests, both write and read address inputs are stabilized with W_A = R_A and W_B = R_B. During the test G_R is low.
 - D. Input waveforms are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{OUT} \approx 50~\Omega$, duty cycle \leq 50%, $t_r \leq$ 10 ns and $t_f \leq$ 10 ns for '170, and $t_r \leq$ 15 ns and $t_f \leq$ 6 ns for 'LS170.
 - E. For '170, V_{ref} = 1.5 V; for 'LS170, V_{ref} = 1.3 V.





VOLTAGE WAVEFORM 1



VOLTAGE WAVEFORM 2

FIGURE 3

- NOTES: A. High-level input pulses at the select and data inputs are illustrated in Figure 2; however, times associated with low-level pulses are measured from the same reference points.
 - B. When measuring delay times from a read-select input, the read-enable input is low. When measuring delay times from the read-enable input, both read-select inputs have been established at steady states.
 - C. In Figure 3, each select address is tested. Prior to the start of each of the above tests, both write and read address inputs are stabilized with W_A = R_A and W_B = R_B. During the test G_R is low.
 - D. Input waveforms are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{out} \approx 50 \ \Omega$, duty cycle \leq 50%, $t_f \leq$ 10 ns and $t_f \leq$ 10 ns for '170, and $t_f \leq$ 15 ns and $t_f \leq$ 6 ns for 'LS170.
 - E. For '170, V_{ref} = 1.5 V; for 'LS170, V_{ref} = 1.3 V.

3-674



POST OFFICE BOX 225012 . DALLAS, TEXAS 75265

3

TTL DEVICES